View job here

Overall Job Function

The design, bring-up and verification of complex analogue and digital electronic hardware for aeronautical SATCOM applications, in support of both the Software and Test Infrastructure groups.

Job Responsibilities

  • Design of complex analogue and digital electronic hardware according to company design standards.
  • Writing of architectural and detailed design and documentation.
  • Schematic design work and peer reviews.
  • PCB design work and peer reviews.
  • Perform the bring-up and verification of new designs.
  • Perform fault-finding and debugging on new and existing designs. 
  • Provide hardware development support on new and existing products and test jig hardware.
  • Collaborate with colleagues on solving technical issues on new and existing hardware.

Job Requirements

  • BSc. in Electrical Engineering with a minimum of 2 years’ experience in a complex design environment, with a focus on hardware design, bring-up and verification
  • Experience in an aeronautical (or similar) design environment will be advantageous
  • Experience with:
    • Modern eCAD software tools (e.g., Cadence, Altium, Mentor, etc.);
    • SPICE simulation tools;
    • Critical study and review of technical documentation (requirements documentation, datasheets, etc.);
    • Writing of architectural and detailed design documents;
    • Implementation of detailed hardware designs (schematic design, PCB layout, etc.);
    • Troubleshooting and debugging of complex electronic hardware;
    • Electronic lab equipment (digital storage oscilloscopes, signal generators, digital power supplies, etc.);
    • Hand soldering and manual rework of electronic assemblies;
    • Aspects relating to “design for manufacture” (DFM);
    • Aspects relating to product lifecycle management
  • Be a self-driven team player
  • The following experience will be advantageous:
    • Embedded software and firmware development;
    • Production test jig design;
    • Obsolescence management.

 

Affirmative Action and/or EE candidates will be given first preference as per our employment equity strategies.